HOME / p10-embed / [p10-tutorial]

VON NEUMANN'S ARCHITECTURE

Printer Friendly Version: click on title

Your browser doesn't seem to have Javascript support.
Some pages may require Javascript & CSS2 to work properly.

There are two fundamental architectures to access memory.

John Von Neumann's: One shared memory for instructions (program) and data with one data bus and one address bus between processor and memory. Instructions and data have to be fetched in sequential order (known as the Von Neuman Bottleneck), limiting the operation bandwidth. Its design is simpler than that of the Harvard architecture. It is mostly used to interface to external memory.

All trademarks used on these web pages are properties of their respective owners.
This information is provided in the hope that it will be useful, but without any warranty, implied or otherwise. We disclaim any liability for the material published here. We are not responsible for the contents of web pages referenced by this site. Please send corrections to: p DOT hof AT elec.canterbury.ac.nz. No emails will be answered. Thanks!
Copyright© Philipp Hof. All Rights Reserved.
http://www.elec.canterbury.ac.nz/publicarea/staff/hof